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The three resonant frequencies were specified close together. The 
resulting design had a large frequency range, 3&80kHz, over 
which resonant current had minimal phase difference with the 
inverter voltage and consequently the switching losses in the con- 
verter remained small. The component values were L, = 130w,  C, 
= 0.45p.F, C' = O.O45pF, LL = 130pH, C, = 0.45p.F and RL = 
60R. 
Fig. 2 shows how the characteristics of this design vary with fre- 
quency. The phase plot (Fig. 2a) remains near to zero for the 
range 3&80kHz, while the series-leg current (Fig. 2b) varies from 
2.5 to 5.5A, indicating a significant power change in the c i r c~ t .  
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Fig. 4 shows the variation in the input and output power of the 
circuit with frequency. The efficiency of the converter varies from 
88 to 80% over the frequency range 37-76kHz. The converter is 
most efficient at lower frequencies where both the circulating cur- 
rent and the output rectifier switching losses are smallest. 
Conclusion: A series-parallel load-resonant converter with near to 
resonant operation over a wide frequency range has been demon- 
strated. The resonant circuit has been designed so that over this 
soft-switched frequency range there is a significant variation in the 
output power of the circuit. 
The principle of the circuit will allow load-resonant circuits to 
be used in applications requiring continuously variable output 
power such as welding and laser power supplies. High frequency 
operation can be maintained, minimising the size and cost of the 
converter. Further enhancements to the design are being investi- 
gated to improve the efficiency of the circuit. 
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Robust high-accuracy high-speed 
continuous-time CNI S current comparator 
G. Lifian-Cembrano, R. Del Rio-Fernandez, 
R. Dominguez-Castro and A. Rodriguez-Vhzquez 
Indexing terms: Current comparators, Analogue circuits, CMOS 
integrated circuits 
The authors present a CMOS current comparator which employs 
nonlinear negative feedback to obtain high-accuracy (down to 
1.5pA) and high-speed for low input currents (811s at 50nA). The 
new structure features a speed improvement of more than two 
orders of magnitude for a 1nA input current, when compared to 
the fastest reported to date. 
Introduction: Current comparators consist of the cascade connec- 
tion of a transimpedance amplifier to convert the input current 
into a voltage, and a voltage amplifier to provide gain [l]. The 
front-end transimpedance amplifier may be either capacitive (i.e. 
where there is no DC path from the input terminal of the device to 
ground), or resistive (where such a DC path exists). Analysis in [l] 
shows that capacitive-input comparators feature larger sensitivity, 
and faster operation for low currents, while resistive structures are 
faster for large currents. A hybrid CMOS structure that combines 
the advantages of resistive-input and capacitive-input comparators 
was proposed in [ 1, 21. Such a structure, whose concept is depicted 
in Fig. l a ,  uses nonlinear negative feedback to yield very large 
input impedance for low input currents and much lower input 
impedances for large currents. A 2pm CMOS prototype of this 
structure showed lOpAs sensitivity and virtually zero offset [l]. 
a b 
Fig. 1 Schematic diagrams of current switch comparator and current 
steering comparator 
a Current switch comparator 
b Current steering comparator 
Fig. la  has, however, two major drawbacks limiting its applica- 
tion: its performance degrades significantly for low-voltage sup- 
plies; also its operation speed is constrained due to Miller effect on 
the MOST overlapping capacitors (CJ. It has recently been pro- 
posed that this second problem can be attenuated by reducing the 
output voltage excursions, through the addition of two voltage 
shifters to the basic comparator structure [3]. However, this yields 
a significant increase in the dependence on technological-parame- 
ter random fluctuations. 
The CMOS current comparator presented in this Letter over- 
comes the two drawbacks of Fig. la, while keeping the operation 
virtually insensitive to these fluctuations. This is achieved by 
focusing 011 the improvement of the transient response without 
reducing the output voltage swing. 
Circuit behaviour: The operation of Fig. l a  has already been 
described in El]. Analysis of its transient response taking into 
account the capacitance C, obtains 
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where CZ = C,c, + C,C, + C,C,. Note that the transient evolu- 
tion of the output node is linear with t. This linear behaviour fea- 
tures a slow response for low input currents. 
This problem is overcome by using the structure of Fig. lb; 
first, we describe its DC operation. In the central point where: 
transistors M, and M, are OFF, and the equivalent impedance at 
the input node is capacitive, hence yielding high resolution. As for 
Fig. la, positive (negative) input currents cause v, to increase 
(decrease) and V, to decrease (increase) driving M, (M,) into the 
ON state, creating a negative feedback loop around the amplifier, 
thus obtaining resistive-input behaviour. 
Consider now the transient response. Note that in the new 
structure the negative feedback mechanism is such that input and 
output nodes of the comparator are not directly coupled, thereby 
showing no Miller effect due to the overlapping capacitors. Then, 
analysis shows that the transient evolution is dominated by the 
capacitive-input behaviour, so that 
K,=V,=E V , I E + K ,  vpZE-j%pl  (2) 
(3) 
GB L n  I,, 
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where GB is the opamp gain-bandwidth product. It is seen that the 
transient evolution of the output node is no longer linear with t, as 
in previous structures [l - 31, but quadratic. This feature makes 
the new comparator intrinsically faster for low currents without 
any reduction of the output swing being needed. 
The response time of the new structure for an input current step 
from a negative overdrive level -J up to a positive overdrive level 
+J is calcuhted to obtain: 
This response time shows a speed improvement of more than two 
orders of magnitude for low currents ( J  < 0.5nA) when compared 
with the structure in Fig. la ,  even when the output voltage swing 
is reduced as in [3]. 
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Fig. 2 New current comparator and biasing circuitvy (in CMOS I.6,wnj 
a New current comparator 
b Biasing circuitry 
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Fig. 3 Response of comparatov in Fig. 2 for 50nA input pulse 
Results: Previous analysis has been validated by comparing the 
performance of the comparator in [3] with a prototype of the new 
comparator (see Fig. 2), both in a CMOS 1 . 6 ~  technology. All 
the evaluations are realised in transient mode, driving the compa- 
rator with a step signal (from a positive overdrive level +J to a 
negative overdrive level -J) and covering a wide current range 
(1pA < J < 1OOpA). 
Fig. 3 illustrates the transient response of the new comparator 
for J = 50nA. where the quadratic law evolution can be seen. 
Note that, in Fig. 2, cascode transistors are introduced to preclude 
direct capacitive coupling through the amplifier. 
Fig. 4 Speed of new comparator and of that in [3] (both in CMOS 
1.6P-n) 
new comparator 
_ _ _ ~  comparator in [3] 
Fig. 4 depicts the response times of the new structures and those 
in [3] for different input currents. These results, obtained by elec- 
trical simulation of the layout-extracted netlists, show that the new 
structure is much faster for low currents, and retains this speed 
advantage for currents up to 1Op.4. 
J, A 
Fig. 5 Robustness of new comparator and that in [3] 
- - _ _  comparator in [3] 
new comparator 
Reducing voltage excursions at the amplifier output node, as 
applied in [3], improves comparison times. However, accuracy is 
degraded when technological-parameter random fluctuations are 
taken into account; a problem not present in the new structure. 
Fig. 5 summarises the results of statistical Monte Carlo simula- 
tions for different random samples of the MOST threshold voltage 
(V,) and large-signal transconductance factor (p). Two current lev- 
els per decade have been considered. For each current level, 30 
samples of V, and p have been generated, using the measured 
standard deviation for this technology, and a transient simulation 
has been performed for each sample. Fig. 5 shows the percentage 
of samples which perform correctly for each current level. It is 
seen that the new structure is much more robust than that in [3]. 
A second prototype of the comparator has been designed in a 
CMOS 0 . 8 ~  technology and features 2 3 . 7 ~  at 5pA, l lns  at 
501~4, Ins at l op4  with a 5V supply; 7 . 4 ~  at 5pA, 8ns at 50nA, 
1 ns at 1Op.4 with a 3.3V supply. Also, after some modification of 
the amplifier and the biasing circuitry, the circuit can be made to 
operate down to a 1V supply. 
To summarise, the comparator structure presented in this Letter 
shows superior timing performance and robustness compared to 
previous models, capable of operating accurately over very wide 
current ranges with a scaled-down voltage supply. 
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C converter with power 
P. Kornetzky, H. Wei, G. Zhu and I. Batarseh 
Indexing terms: Power factor correction, AC-DC power converters 
A single-switch, one-stage power factor correction converter with 
output electrical isolation is proposed. To relieve the voltage spike 
caused by the leakage inductance of the power transformer, two 
bulk storage capacitors are used. The proposed converter has 
both a good power factor correction and excellent l i e  and load 
regulation capabilities with an efficiency of 87%. 
Introduction: Conventional single-phase power electronic circuits 
with a capacitive-rectifier input stage suffer from high total har- 
monic distortion (THD) and a poor power factor. A number of 
regulations and control techniques have been enacted recently to 
limit the harmonic content of the line current drawn by the eleo 
tronic equipment by using hgh-frequency switching techniques to 
shape the input current waveform. This technique has been domi- 
nant in the design of power factor correction (PFC) circuits. 
Several one-stage PFC circuits have been reported in open liter- 
ature [l - 31. These circuits are especially attractive in low cost and 
low power applications, owing to the simplicity of their power 
stages and control circuits. However, one-stage PFC circuits have 
several drawbacks including: (i) owing to the unavoidable leakage 
inductance of their power transformers coupled with the improper 
sharing of the main power switch, high voltage spikes at the 
switching time are normally introduced. This results in a decreased 
overall converter efficiency; (ii) since the power switch performs 
both PFC and regulation tasks, their regulation capabilities are 
limited; (iii) under high current rating and low duty ratio opera- 
tion, a high voltage stress normally results on the bulk capacitor, 
leading to an increased cost due to high capacitor voltage rating. 
The new converter proposed in this Letter combines a boost cir- 
cuit, a PFC circuit, and a forward circuit in one power stage. Two 
storage capacitors have been employed to relieve the voltage spike 
produced by the power transformer. The voltages across the stor- 
age capacitors are almost f i ed  at a lower level. Theoretical analy- 
sis and experimental results show that the converter has wide 
ranges of line regulation and load regulation capabilities and can 
be applied to a universal input. 
Basic circuit operation: The basic circuit schematic diagram of the 
proposed single switch converter is shown in Fig. 1. It can be 
shown that in steady state the converter operates in four operation 
modes during one switching cycle. The converter key waveforms 
are shown in Fig. 2. 
Mode 1 begins at t = to when the power switch is turned ON. 
With diode D, conducting, energy transfers from the source to the 
choke inductor. Meanwhile, reverse biased by 2Vc,, diode D, is 
blocked. The forward transformer transfers energy from the stor- 
age capacitors to the load. During operation mode 2, the power 
switch is turned OFF and diode D, is turned ON. When the cur- 
rents through inductors L, and & decrease to zero, the operation 
mode enters mode 3. 
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Fig. 1 Basic circuit schematic of proposed converter 
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Fig. 2 Theoretical key waveforms of proposed converter 
In mode 3, the choke inductor current iL continues to decrease 
linearly. This mode ends when the choke inductor current reaches 
zero. Mode 4 is a free-wheeling stage of operation. When the 
power switch is turned ON again at t = T, + to, the converter 
operation goes into the next cycle. 
Steady state analysis: To simplify the steady state analysis, the fol- 
lowing assumptions have been made: 
(i) Capacitors Cs, and C, are designed to be large and equal; 
(ii) All the switches (the transistor and the diodes) are ideal; 
(iii) The forward transformer is ideal. 
Using the above assumptions, we found that the voltages across 
capacitors C,, and C,, are given by 
where m 4 V,,,IV, = V,,,/V, = V,/V,, k = L,lL = LJL, D,, is ACI 
DC duty ratio, xn = LJT,RL is normalised load and n is trans- 
former turn ratio. 
The ACDC conversion ratio of this converter was found to be: 
2084 ELECTRONICS LETTERS 4th December 1997 Vol. 33 No. 25 
Authorized licensed use limited to: Universidad de Sevilla. Downloaded on March 31,2020 at 14:08:05 UTC from IEEE Xplore.  Restrictions apply. 
